ABSTRACT
Introduction
The Lucasfilm Pixar project is producing highperformance machines for film-quality image creation. The first machine to be completed is a digital film printer that provides digital processing capabilities for specialeffects film production. The system, called the Lucasfilm
Compositor, is a digital realization of a conventional optical film printer under computer control [2] .
A laser printing/scanning system replaces the projectors and process camera of an optical printer. A high-speed digital processor brings digital signal processing techniques to bear on each frame, extending the range of capabilities of a conventional optical film printer. These include:
• Merging multiple images to form a single image, handling partially transparent objects and edges; • Creation of mattes for live-action blue screen shots; • Hand touchups and simple creation of garbage mattes;
• Filtering to provide for diffusion, tinting, highlighting, defocusing, and edge enhancement; • Color correction to account for non-linearities and crosstalk between the dye layers of color film; • Rotation and perspective transformation of frames to correct for original camera misalignment or to simulate complex camera moves. The Compositor is designed to execute a number of key algorithms at an average rate of one microsecond per pixel. This performance allows for interactive use on limited resolution images, as well as acceptable performance for production work on high resolution, movie-quality images.
The heart of the system is the Channel Processor (Chap), a programmable pixel processor for performing all the computation and controlling the flow of pixels in the Compositor. The Chap is based on a four operand vector data pipeline operating with a single instruction sequencer. This design was adopted to take advantage of the four component data structure used to represent digital images in the Compositor.
77
~SIGGRAPH'84
4-Channel Pictures
Pixels contain'four components. Frame buffers and disk files contain red, green, and blue color channels as well as an alpha or matte channel. The matte channel is used to specify transparency so that elements which do not cover an entire frame can be stored separately for later compositing. An alpha of 0 is interpreted to mean full transparency; an alpha of 1 indicates full coverage.
As presented in [7] , the color channels are stored premultiplied by the alpha channel in the sense that half coverage of a pixel by a yellow object is stored as (.5,.5,0,.5), not (1,1,0,.5). This choice puts each channel on equal footing: so that most algorithms that process RGBA pictures can treat the alpha channel with precisely the same instructions as the color channels.
The SIMD architecture was originally considered based on the fact that many algorithms execute identical operations on all four components of each pixel. This is true of many key algorithms in the digital film printing process, including color correction of images, scaling and translation to align images, and merging of images during the compositing operation. Some algorithms however do not perform identical operations on each component. In pa.rticular, the matte algorithm [6] computes a final alpha value based on the initial values of the RGB component at each pixel.
The crossbar connection between memory and processors in the Chap architecture was introduced to support different possible approaches to pixel processing. Using the crossbar mechanism, Chap programs can be structured to access the four components of a single pixel, or the same component of four consecutive pixels.
12-bit Channels
For film applications, 8-bit linear intensity values are insufficient. Consequently, in the prototype system, the frame buffer memory banks are configured with 12 bits per channel. The Chap internal scratchpad memory and registers are 16 bits wide to maintain extra precision for intermediate products. The frame buffer memory will support up to 16 bits per channel, and it is anticipated that this precision will be required in future applications. Table 1 This skewing means that sign extension is performed based on the uppermost two bits of the 12 bit components, instead of simply copying the most significant bit directly. This format was chosen in order to represent values in the range (1.5,-.5], providing 11 bits of fraction and suffÉcient range for underfiow and overflow. As importantly, this representation assures an accurate representation of unity.
All of the algorithms critical to compositor operation can be handled with integer arithmetic; in fact, 16-bit integers are sufficient for most general image processing work, though 32 bits are needed for the accumulation of intermediate products in digital filtering. Figure 1 shows the communication channels inside the Compositor. Yapbus The Chap communicates through three separate data paths:
Compositor Overview
• The Pbus, or Processor Access Bus, is the common data bus between the processors and framebuffer memory. The extremely high data rates on the Pbus (240 Mbytes/sec) allow multiple processors to operate in parallel on common framebuffer data. The Chap hardware DMA controller allows data to be transferred between processor memory and framebuffer memory with minimal processor overhead.
• The Yapbus (Yet Another Pixar Bus) is a high bandwidth (80 Mbytes/sec) data channel operating as a local area network between compositor system components. In particular, the Yapbus provides the data channel to the laser printer/scanner system.
• The Sysbus, or System bus, is a low bandwidth (2 Mbytes/sec) control interface between the host computer and compositor subsystems. Operating parameters, microcode instructions, and diagnostic commands are transferred to the Chap through the system bus interface.
The high bandwidth I/O channels of the compositor system contribute to the Chap processor's ability to operate as a high performance, general purpose, image processor.
Processor Architecture
The Chap is a microcoded four operand parallel vector processor. It operates as a single instruction, multiple data stream (S1MD) processor, executing each instruction on four operands at the same time. The processor performs arithmetic operations, operand addressing, I/O operations, and program sequencing in parallel with a highly horizontal instruction word. This parallelism, along with extensive pipelining, allows the Chap to achieve performance approaching 64 MIPS.t
The Chap processor block diagram is shown in Figure 2 . 
Processor Elements
Each processor element is of the form shown in Figure 3 , with a 16-bit arithmetic unit and 16-bit multiplier. loaded into the multiplier over the Mbus, and data is loaded into the ALU over the Abus. Each arithmetic element can read and write the scalar (control) parts of the machine over the Sbus.
The arithmetic-logic units are bipolar 'bit slice' devices with 32 working registers, an accumulator, and a status register. Although a single multiplexed I/O port is used to load and store from the ALUs, internal latches allow reading external operands and writing results to external destinations (memory to memory, for example) in the same ALU instruction.
The multipliers are designed to multiply component values by alpha values and components by coefficients, producing component values as the product. In order to produce properly aligned and rounded component values in the top 16 bits of the product, multiplicands must be shifted up to three places. This is accomplished by shifter circuitry external to the multiplier inputs. The multiplier product is a full 32 bit number; However, the bus structure allows access to only 16 bits of the product in any instruction.
Scratchpad Memory
Four scratchpad memories provide 64K 16 bit words of general purpose memory for program data storage. The address calculation unit uses a register file containing pointer values to specify data elements in Scratchpad memory. Programs use these pointer to reference four operands (pixel data) or one operand (e.g., filter coefficients) during each access to Scratchpad. An arbitrary offset can be added to a pointer value at each instruction to allow sequential access of memory.
A single pointer value can be used to access four operands by ordering data in memory using a special processormemory connection network. This network, called the memory crossbar allows tessellated access to the Scratchpad memory [8] . A number of tessellated access formats appropriate for graphics processing support are built into the crossbar network. The access format is specified in the Chap instruction word as in Table 2 . n format 00 pixel 01 component 10 broadcast 11 indexed Table 2 Pixel access is the normal access mode to scratchpad pixel data. Each access references a full pixel in parallel, with the red component going to the red processor, green to the green processor, etc.
Component access, where each processor works on a separate pixel, references a single component from four consecutive pixels in parallel. This format is provided to support vector processing in algorithms that do not operate on all components of a single pixel in parallel.
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Broadcast access allows each of four processors to receive a single memory element. This is useful for operations where one scratchpad coefficient is sent to all four multipliers.
Indexed access uses a computed value from each processor as an index into a scratchpad table, indexed access is useful for color mapping applications, where each component is mapped from a different table. 
SIMD Control
R4 G4 B4 A4 Table 3 The Chap performs single-instruction, four-component processing. This type of architecture has been used succesfully in previous arithmetic processors [1] [5] . We have found that many image processing problems can be solved with identical code for each of the RGBA components of every pixel.
There are occasion~, however, where the ability to suspend some subset of processors over a range of instructions is desired. For example, some programs might switch to single processor operation to find a coefficient in a table and then switch back to four processor operation to multiply that coefficient by each component. Clamping is a another example; when clamping, we wish to set each processor's accumulator to unity only for those accumulators which exceed unity. We make the comparison to unity, suspend if less, set to unity, and resume each processor.
To support this conditional processing, the Instruction Control Unit (|CU) includes not only the standard sequencer functions for finding the next instruction, but also runner functions for determining which processors execute each instruction. Let us review the capabilities of the ICU, to illustrate its operation.
The Chap executes instructions stored in writable instruction memory. The first job of the ICU is to decide where the next instruction lies. Along with the standard sequencer opcode and condition select information, Chap ICU instructions specify a Source Processor qualifier. Thus, instructions like "jump (opeode) if alpha (processor) is zero (condition code)" are possible. The jump address may be computed, or included as a literal in the instruction word.
The ICU must also direct the flow of execution for individual processors based on conditions involving their own execution. It becomes necessary to suspend some processors while others execute a particular program segment. Note that this is somewhat complex'when we consider nested if-then-else constructions and procedures.
To provide a mechanism for controlling individual processor activity, The ICU maintains a runflag register and a stack that contains runflag vectors at each program level. The current runflag indicates which processors are running and which are suspended.
At conditional test instructions, a four-bit condition vector is created, one bit for each processor, corresponding to that processor's condition with regard to the ICU condition select field. The logic of the ICU determines the current runflag and maintains the runflag stack based on this condition vector and immediate runflag bits in the instruction word. Targeto-~Sourceo+ (1-%)Source I
Chap Programming
The wide Chap instruction word can be split into six parts, offering control over the ALUs, multipliers, data paths, scratchpad address calculation unit, crossbar tessellation, and instruction control unit. The assembler [4] provides a powerful syntax for maintaining control. The runtime monitor [5] provides linking and loading facilities to promote modular program development. Pipeline delays built into the hardware modules complicate programming, but become a distinct advantage (over unpipelined designs) when writing optimized standard modules. Features of the machine and the assembler allow the programmer to stretch out the instruction timing and overlook the pipeline delays when developing code for the first time. 
Chap/Host Interface

Conclusion
We have described a digital processor specifically designed to support digital pixel processing, providing parallel vector arithmetic with convenient programming language support. The SIMD architecture appears well suited to the particular algorithms used in the digital film printing process.
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